Data Path Design and Simulation to transfer data between registers and ALU

Aim

The objective of this experiment is to design and simulate a simple data path that transfers data between registers and an Arithmetic Logic Unit (ALU) using buses. This will help in understanding how components interact in a CPU-like architecture, with an emphasis on the transfer of data between registers and performing operations via the ALU.